Memory VIP Challenges
May 28, 2015
Behavioral Memory Models have been used for verification purposes for several years now. In the early days, modeling technology didn’t add much value to the usage model as designs were simple.
With increasing design complexity, and demand for more functionality driving SoC complexity and cost, memory verification models need to morph into a state that can ensure that memory requirements meet the demand of the design. A realistic way to achieve this is to develop these models in the most commonly used design and verification language, SystemVerilog.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- Next Generation Memory Technology for Graphics, Networking and HPC
- Overcoming USB Type-C Verification Challenges
- High Speed Memory in Smart Phones: MIPI UniPro v1.8 for JEDEC UFS v3.0
- High Capacity and High Performance Flash Memory
Latest Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success