IP the eSilicon Way
Pop quiz: eSilicon has a big IP development group in what Asian country? If you didn't know and you guessed, you probably got it wrong with China or India. It is Vietnam. In fact they have two sites. One in Ho Chi Minh City (that used to be called Saigon) and one in Da Nang.
At Electronic Design Process Symposium (EDPS) held last week Patrick Soheill who is VP of the IP BU gave the eSilicon perspective on IP. He started with his version of the "Moore's Law is Over" graph showing costs going up at 20nm. Funnily enough the week before I was at GSA Silicon Summit and a lot of people on the panel said the graphs are wrong and costs are going down. Then when that finished I went to U2U, the Mentor users group meeting and heard that the Samsung keynote had pretty much said costs are not going down, and then I went to a TSMC session and they said that 16nm would not be a cost-reduction node. We'll just have to wait and see.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Ask the Experts: HBM4 Controller IP
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
Latest Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success