IP Requirements for Verifying CHI-Based Designs
March 5, 2015
Just as IP components offload design effort, verification IP (VIP) components offload verification effort. VIP components are used to monitor traffic and substitute for selected master and slave components to enable controlled stimulus generation and coverage collection within an SoC design. To be effective in verifying CHI-based designs, the VIP must deliver three major capabilities. They are:
- Stimulus generation: Mimicking all possible scenarios to cover the full verification space
- Coherency checking: Ensuring coherency and system compliance with the CHI specification
- Coverage: Measuring functional coverage and ensuring verification completeness
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
- How to Verify Complex PIPE Interface Based PHY Designs?
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process