How to Integrate AXI VIP into a UVM Testbench
February 27, 2015
Here, Synopsys VIP manager Tushar Mattu describes how best we can integrate AXI VIP into a UVM Testbench
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- How to Design a RISC-V Space Microprocessor
- How to Integrate uvm_reg with AXI VIP
- Start using AXI VIP with some basic understanding of UVM
- DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR