GLOBALFOUNDRIES discloses 7nm process detail
July 7, 2017
In a SemiWiki EXCLUSIVE - GLOBALFOUNDRIES has now disclosed the key metrics for their 7nm process. As I previously discussed in my 14nm, 16nm, 10nm and 7nm - What we know now blog GLOBALFOUNDRIES licensed their 14nm process from Samsung and decided to skip 10nm because they thought it would be a short-lived node. At 7nm GLOBALFOUNDRIES has taken advantage of the additional technical resources they acquired from IBM to develop their own process.
Related Semiconductor IP
- 512x8 Bits OTP (One-Time Programmable) IP, GLOBALFOUNDRIES 0.13um BCD 1.5V/5V Process
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- DDR4 Multi-modal PHY - GLOBALFOUNDRIES 12nm
- DDR3 PHY - GLOBALFOUNDRIES 12nm
- DDR4 PHY - GLOBALFOUNDRIES 12nm
Related Blogs
- GlobalFoundries 14nm Process Update
- GlobalFoundries Looks For 7nm Leadership
- GlobalFoundries 7nm and EUV Update!
- And Then There Were Three: GLOBALFOUNDRIES Drops 7nm to Focus on Other Geometries
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?