EDA and Systems Design Converge...Or Do They?
For decades systems designers and IC designers have taken different paths. The former have relied primarily on block-level schematics for hardware definition. Except for teams facile in FPGAs, they have treated the chips in their designs as frozen blocks. For verification they have trusted prototypes over any form of simulation.
In contrast, IC designers long ago moved to language-based hardware description—first to describe the flow of data through registers in a synchronous digital design, and later to describe the function and interconnection of blocks at behavioral level. These designers, constrained by the multi-million-dollar costs of building a prototype IC to see how it works, rely on software simulation and formal analysis as verification tools, selectively using FPGA-based prototypes to complement these approaches.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- ICCAD Keynote: Design of Secure Systems - Where are the EDA Tools?
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
- AI will be increasingly important in EDA, reducing design costs and supporting engineers
- Cycuity Partners with SiFive and BAE Systems to Strengthen Microelectronics Design Supply Chain Security
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform