Design IP Growth Is Fueling 94% of EDA Expansion
Last June, the ESD Alliance (ESDA) has released Q1 2016 results for EDA (CAE, PCB & MCM and IC Physical), Silicon IP (SIP) and Services. Not a surprise for Semiwiki readers since 2013, the SIP category is recognized as the largest with $689 million revenues for the quarter, and four-quarters moving average increasing by 11.6 percent. Total ESDA revenues have increased by 4.3%, so I have tried to investigate more deeply the various growth sources. SIP represents $688.7 million out of $1962 million for the four categories, or 35% of the total. Let’s do some simple computing:
The SIP growth contribution is 11.6% * 0.35% = 4,06% of the total growth (94%+).
The total growth is 4.3%, so SIP contribution is 4.06/4.30, or 94.4% of the four quarter moving average increase of total ESDA revenues! If you prefer, EDA four-quarters moving average without SIP would have increased only by 0.24%. Not only SIP is the largest ESDA category, but SIP is responsible for most of ESDA growth, fueling this growth at 94%.
Can we say that the future of EDA is IP? Certainly yes! But let’s see the various consequences derived from this simple fact on Big 3 strategy, Design Automation Conference content or EDA analyst pertinence…
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Next wave of design challenges, and future growth of EDA: Dr. Wally Rhines
- Expansion of NVMe Support Signals Growth
- Design IP Sales Grew 16.7% in 2020, Best Growth Rate Ever!
- Design IP Sales Grew 19.4% in 2021, confirm 2016-2021 CAGR of 9.8%
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA