Consolidation and EDA innovation
March 20, 2013
According to a poll conducted by EDAC, and presented at the EDAC Consortium’s CEO forecast, 74% of respondents think that consolidation within the EDA industry has been bad for innovation.
Having been in both startups and large EDA companies, I am somewhat surprised by this number and feel that I have to weigh in a little here, because I think the kinds of innovation that happen in both is essential for the health of our industry.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- EDA Consolidation Continues
- EDA Verification, IP Innovation Drive System Design: Taneja
- Accelerating EDA innovation through SoC design methodology convergence
- EDA Industry: Consolidation Remains a Priority
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms