Consolidation and EDA innovation
March 20, 2013
According to a poll conducted by EDAC, and presented at the EDAC Consortium’s CEO forecast, 74% of respondents think that consolidation within the EDA industry has been bad for innovation.
Having been in both startups and large EDA companies, I am somewhat surprised by this number and feel that I have to weigh in a little here, because I think the kinds of innovation that happen in both is essential for the health of our industry.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- EDA Consolidation Continues
- EDA Verification, IP Innovation Drive System Design: Taneja
- Accelerating EDA innovation through SoC design methodology convergence
- EDA Industry: Consolidation Remains a Priority
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?