CEO Forecast Panel
March 5, 2012
This year's CEO forecast panel was held at Silicon Valley Bank. Bankers live better than verification engineers, as if you didn't know, based on the quality of the wine they were serving compared to DVCon.
This year the panelists were Ed Cheng from Gradient, Lip-Bu, Aart and Wally (and if you don't know who they are you haven't been paying attention) and Simon Segars of ARM (not their CEO, of course). Ed Sperling moderated.
To read the full article, click here
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
Related Blogs
- How To Be A Chip CEO By Pasquale Pistorio
- NXP's Market Figures Are Wrong, Says Future Horizons CEO
- 2010 Semiconductor Forecast
- Benefits Of Artisan Acquisition 'Coming Through', Says ARM CEO
Latest Blogs
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters