Cadence at CES 2015: The IP Story
January 12, 2015
LAS VEGAS—The annual International Consumer Electronics Show (CES) here is not just about amazing new technologies, although that's what captures the public's attention. It's about the electronics design ecosystem that enables those products.
The Cadence meeting suite may traditionally be tucked away from the crowds near the back of South Hall 2, but it's no less a hive of activity involving members of the IP Group and partners and customers.
Martin Lund, senior vice president for Cadence's IP Group, took some time to talk during CES about what he saw on the show floor and in the bustling Cadence booth, where, he argued, some of the more amazing demos could be seen:
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related Blogs
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
Latest Blogs
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer
- LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5
- MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
- How Does Crocodile Dundee Relate to AI Inference?