Cadence at CES 2015: The IP Story
January 12, 2015
LAS VEGAS—The annual International Consumer Electronics Show (CES) here is not just about amazing new technologies, although that's what captures the public's attention. It's about the electronics design ecosystem that enables those products.
The Cadence meeting suite may traditionally be tucked away from the crowds near the back of South Hall 2, but it's no less a hive of activity involving members of the IP Group and partners and customers.
Martin Lund, senior vice president for Cadence's IP Group, took some time to talk during CES about what he saw on the show floor and in the bustling Cadence booth, where, he argued, some of the more amazing demos could be seen:
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
- xSPI + eMMC Combo PHY IP
- NavIC LDPC Decoder
Related Blogs
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
Latest Blogs
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- Securing the Future of Terabit Ethernet: Introducing the Rambus Multi-Channel Engine MACsec-IP-364 (+363)
- Why Weebit’s IP Licensing Model Matters
- Arasan’s xSPI/eMMC5.1 PHY: Unified Dual-Mode Physical Layer IP
- Evolution of CXL PBR Switch in the CXL Fabric