Antifuse is the New Foundation of NVM Below 16nm
Today the non-volatile memory (NVM) foundation is the eFuse. It is typically available for free from the foundry and is the default choice because, like Mount Everest, it is there. However, like Mount Everest it is big. It is also power hungry and slow. eFuse solutions blow the silicide on the poly line creating a change in resistance. There are other technologies, such as embedded flash, but these require additional process steps and cost. Others, like ROM, are only really suitable when every die contains the same code (such as fonts in a printer).
Modern eFuse is built on polysilicon with Cobalt or Nickel silicide on top. The fuse is programmed by a well-known reliability mechanism called electromigration in which electron momentum pushes the silicide atoms out of the conductor link. Still, most fuses can only be programmed at wafer and have stringent power requirements for programming. It makes programming in packaged parts difficult. The bitcell is the largest of the standard CMOS NVM technologies. For higher bit density memory applications, e.g. greater than 4Kb, the size of the fuse quickly begins to take up the area of the SOC. eFuse is usually custom-designed and provided by the foundry as macros. As a result, it cannot be legally ported to another foundry without the consent of the foundry.
Related Semiconductor IP
- NVM OTP XBC TSMC N7 1.8V
- NVM OTP XBC TSMC N6 1.8V
- NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
- NVM OTP XBC TSMC N5 1.2V
- NVM OTP XBC TSMC N4P 1.2V
Related Blogs
- Ambient IoT: 5 Ways Packetcraft's Software is Optimized to Enable the New Class of Connectivity
- Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
- The Future of Driving: How Advanced DSP is Shaping Car Infotainment Systems
- Connected AI is More Than the Sum of its Parts
Latest Blogs
- From guesswork to guidance: Mastering processor co-design with Codasip Exploration Framework
- Enabling AI Innovation at The Far Edge
- Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics