Cadence 成功流片基于台积电 N3E 工艺的 16G UCIe 先进封装IP
æ¤æ¬¾å®æ´ç髿§è½ 2.5D å°è£ è§£å³æ¹æ¡ä½¿å¼æéææä¸ºå¯è½ã
ä¸å½ä¸æµ·ï¼2023å¹´4æ26楗楷ç»çµåï¼ç¾å½ Cadence å ¬å¸ï¼NASDAQï¼CDNSï¼è¿æ¥å®£å¸åºäºå°ç§¯çµ 3nm (N3E) å·¥èºææ¯ç Cadence® 16G UCIe™ 2.5D å è¿å°è£ IP æåæµçã该 IP éç¨å°ç§¯çµ 3DFabric™ CoWoS-S ç¡ ä¸ä»å±ææ¯å®ç°ï¼å¯æä¾è¶ é«ç带宽å¯åº¦ã髿çä½åèæ§è½ååè¶çä½å»¶è¿ï¼é常éåéè¦æé«ç®åçåºç¨ãCadence UCIe IP 为Chiplet裸çå°è£¸çéä¿¡æä¾äºå¼æ¾æ åï¼éç人工æºè½/æºå¨å¦ä¹ (AI/ML)ãç§»å¨ã汽车ãåå¨åç½ç»åºç¨æ¨å¨ä»åçéæåç³»ç»çº§å°è£ (SiP) Chipletç转åï¼Chiplet裸çå°è£¸çéä¿¡åå¾è¶æ¥è¶éè¦ã
Cadence ç®åæ£ä¸è®¸å¤å®¢æ·åä½ï¼æ¥èª N3E æµè¯è¯çæµçç UCIe å è¿å°è£ IP å·²å¼å§åè´§å¹¶å¯ä¾ä½¿ ç¨ãè¿ä¸ªé¢å éªè¯çè§£å³æ¹æ¡å¯ä»¥å®ç°å¿«ééæï¼ä¸ºå®¢æ·èçæ¶é´åç²¾åã
Cadence UCIe PHY åæ§å¶å¨ç弿éæç®åäºChipletè§£å³æ¹æ¡ï¼å ·æè£¸çå¯éå¤ä½¿ç¨æ§ã宿´çè§£å³æ¹æ¡å æ¬ä»¥ä¸æ¹é¢ï¼å¯å¸¦ Cadence éªè¯ IP (VIP) å TLM 模å交ä»ï¼
- UCIe å è¿å°è£ PHYï¼UCIe å è¿å°è£ PHY ä¸ä¸ºæ¯æ 5Tbps/mm ä»¥ä¸ Die è¾¹ç¼å¸¦å®½å¯åº¦è设计ï¼è½å¨æ¾èæé«è½æçåæ¶å®ç°æ´é«çååéæ§è½ï¼å¯çµæ´»éæå°å¤ç§ç±»åç 2.5D å è¿å°è£ ä¸ï¼ä¾å¦ç¡ ä¸ä»å±ãç¡ æ¡¥ãRDL åæåºåå°è£ ã
- UCIe æ åå°è£ PHYï¼å©å客æ·é使æ¬ï¼åæ¶ä¿æé«å¸¦å®½åé«è½æãCadence ççµè·¯è®¾è®¡ä½¿å®¢æ·å¯ä»¥å¨è¯¥æ åçBump pitchèå´ä¸éå è¿è¡è®¾è®¡ï¼ä»èæå¤§ç¨åº¦æé«æ¯æ¯«ç±³å¸¦å®½ï¼åæ¶è¿è½å®ç°æ´é¿çè¦çèå´ã
- UCIe æ§å¶å¨ï¼UCIe æ§å¶å¨æ¯ä¸ç§è½¯ IP æ ¸ï¼å¯ä»¥å¨å¤ä¸ªææ¯èç¹è¿è¡ç»¼åï¼é对ä¸åçç®æ åºç¨æä¾å¤ç§éé¡¹ï¼æ¯ææµãPCI Express® (PCIe®) å CXL åè®®ã
“UCIe èçæ¯æåå ¬å¸è®¾è®¡ç¨äºæ ååå è¿å°è£ çChipletãæä»¬é常é«å ´å°ç¥è´º Cadence å®ç°å è¿å°è£ æµè¯è¯ççæµçéç¨ç¢ï¼è¯¥è¯ç使ç¨åºäº UCIe 1.0 è§èç die-to-die äºè¿ï¼”UCIe èçä¸»å¸ Debendra Das Sharma å士说é3æåå ¬å¸å¨ IPï¼æ©å±ï¼å VIPï¼æµè¯ï¼æ¹é¢çè¿å±æ¯è¯¥çæç³»ç»ä¸çéè¦ç»æé¨åãåå ä¸ UCIe å·¥ä½ç»çææï¼ä¸çå°ç»§ç»çå°åºäºå¼æ¾è¡ä¸æ åçæ°Chiplet设计è¿å ¥å¸åºï¼ä¿è¿äºæä½æ§ãå ¼å®¹æ§ååæ°ã”
“Cadence ä¸ç´æ¯Chipletç³»ç»è§£å³æ¹æ¡äº§åé¢åçå 驱ï¼å¹¶å°ç»§ç»çªç ´å è¿èç¹åå°è£ æ¶æä¸åç§å¤Chipletåºç¨çæ§è½åè½ææéï¼”Cadence å ¬å¸å ¨ç坿»è£å ¼ IP äºä¸é¨æ»ç»ç Sanjive Agarwala 说é3æä»¬è®¤ä¸ºï¼åè°æ´ä¸ªè¡ä¸çäºè¿æ åååéè¦ï¼è UCIe IP å¯ä½ä¸ºæ¡¥æ¢ï¼ä¸ºå¤§åç³»ç»çº§è¯çæä¾å¼æ¾å¼Chipletè§£å³æ¹æ¡ï¼è¾¾å°æè¶ è¿å¶é çæå¤§å 罩æéãåºäºå°ç§¯çµ N3E å·¥èºç UCIe å è¿å°è£ æµçæ¯ä¸ºå®¢æ·æä¾å¼æ¾å¼Chipletè¿æ¥æ åçå ³é®éç¨ç¢åæ¿è¯ºã”
Cadence 16G UCIe™ 2.5D å è¿å°è£ IP æ¯æ Cadence çæºè½ç³»ç»è®¾è®¡(Intelligent System Design™) æç¥ï¼è¯¥æç¥å¯å®ç° SoC çåè¶è®¾è®¡ãå¦éäºè§£æ´å¤ä¿¡æ¯ï¼è¯·è®¿é®ï¼www.cadence.com/go/ucie16gã
å ³äº Cadence
Cadence æ¯çµåç³»ç»è®¾è®¡é¢åçå ³é®é¢å¯¼è ï¼æ¥æè¶ è¿ 30 å¹´ç计ç®è½¯ä»¶ä¸ä¸ç§¯ç´¯ãåºäºå ¬å¸çæºè½ç³»ç»è®¾è®¡æç¥ï¼Cadence è´åäºæä¾è½¯ä»¶ã硬件å IP 产åï¼å©åçµå设计æ¦å¿µæä¸ºç°å®ãCadence ç客æ·éå¸å ¨çï¼ç为æå ·åæ°è½åçä¼ä¸ï¼ä»ä»¬åè¶ å¤§è§æ¨¡è®¡ç®ã5G éè®¯ãæ±½è½¦ãç§»å¨è®¾å¤ãèªç©ºãæ¶è´¹çµåãå·¥ä¸åå»ççæå ·æ´»åçåºç¨å¸åºäº¤ä»ä»è¯çãçµè·¯æ¿å°å®æ´ç³»ç»çåè¶äº§åãCadence å·²è¿ç»ä¹å¹´ååç¾å½è´¢å¯æå¿è¯éç 100 å®¶æéåå·¥ä½çå ¬å¸ãå¦éäºè§£æ´å¤ä¿¡æ¯ï¼è¯·è®¿é®å ¬å¸ç½ç« www.cadence.comã
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- Cadence 定制设计迁移流程加速现可支持 TSMC N3E 及 N2 工艺技术
- Cadence扩大TSMC N3E制程IP产品组合,推出新一代224G-LR SerDes IP,助力超大规模SoC设计
- 新思科技携手台积公司简化多裸晶系统复杂性,推出面向台积公司N3E工艺的"从架构探索到签核" 统一设计平台和经验证的UCIe IP
- 台积电与 Cadence 合作提供 AI 驱动的先进节点设计流程、硅验证 IP 和 3D-IC 解决方案