Arasan宣布其USB 2.0 PHY 开始支持TSMC 40LP工艺节点,该IP主要针对移动设备和汽车市场
March 7, 2016, San Jose, CA -- Arasan’s USB 2.0 PHY has been designed to target mobile devices and the automotive market. This IP expands Arasan’s library of nodes, now available from 180nm to 28nm from major foundries including automotive grade qualifications. Ubiquitous in PCs, USB 2.0 is now the charging and media transport interface for billions of mobile products from Smartphones to headphones. USB is pervasive in all electronic segments including automotive, enterprise, medical and industrial applications.
Arasan entered the USB 2.0 PHY IP market with the acquisition of the silicon-proven Mentor technology. Arasan engineering successfully integrated the technology into Arasan’s design flow to ensure interoperability with its controllers. Arasan is the only company to offer the complete suite of USB 2.0 IP products including the USB 2.0 Host, Hub, Device, OTG, and PHY. Arasan also offers the HSIC option for chip to chip connections over USB.
“With 20 years of USB experience and over 100 USB Semiconductor Licensees, Arasan is the Total USB IP Solution provider”, Chari Santhanam, Arasan VP. of Engineering and a recognized expert on USB IP.
Availability
Arasan’s USB 2.0 IP PHY and USB 2.0 controller IP are available for immediate delivery. Contact Arasan for more information.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile and the next generation of Smart applications from home to automobile. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
Related Semiconductor IP
- USB 2.0 PHY IP, Silicon Proven in TSMC 16FFC
- USB 2.0 PHY IP, Silicon Proven in TSMC 90G
- USB 2.0 PHY IP, Silicon Proven in TSMC 65LP
- USB 2.0 PHY IP, Silicon Proven in TSMC 55LP
- USB 2.0 PHY IP, Silicon Proven in TSMC 12FFC
Related News
- Arasan 打造下一代 USB 2.0 PHY IP 更新其 Total USB IP 解决方案
- T2MIP推出支持TSMC、UMC和SMIC经硅验证的USB PHY IP产品,诸如 USB 4.0、USB 3.2、USB 3.0以及USB 2.0
- 两所澳门顶尖高校基金与芯耀辉合作,共同促进产业和技术发展
- 最新USB 3.0、PCIe 2.0 和 SATA 3.0 Combo PHY IP 核,助力下一代连接小芯片组