IP Catalog > Universal TV Encoder

Universal TV Encoder IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (434)
Compare 434 IP from 53 vendors (1 - 10)
  • Universal Chiplet Interconnect Express(UCIe) VIP
    • The UCIe VIP , a state-of-the-art solution that offers a comprehensive set of features and capabilities to ensure the quality and performance of your UCIe designs
    • The UCIe VIP is fully compliant with UCIe Specification version 1.0 and supports all the layers of the UCIe stack, such as FDI, RDI, LogPHY, PCIe, and CXL protocols
    • The UCIe VIP is also very user-friendly and flexible, with simple APIs, easy integrations, and configurable parameters
    Block Diagram -- Universal Chiplet Interconnect Express(UCIe) VIP
  • UCIe and BOW Universal PHY
    • Novel Redundancy for Hi-Rel,
    • Support for 16&18-bit wide data,
    • Support Synchronous Operation,
    • Supports Advanced packaging,
    Block Diagram -- UCIe and BOW Universal PHY
  • DCD's Universal Timers System
    • PWM:
    • Timer 1:
    • Timer 2:
    • Timer 3:
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller enables a ? correct-by-construction ? implementation
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller (TRC) enables a ? correct-by-construction? implementation
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller (TRC) enables a ?correct-by-construction? implementation
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller (TRC) enables a ? correct-by-construction ? implementation
  • Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
    • Programmable application-side FIFO sizes (or complete bypass ) on TX, RX or both for easy integration with application logic
    • Packing and unpacking logic for application to internal data path matching
    • Supports line rate with minimum IFG
    • Memory-based statistics counter implementation for Area/gate savings
    Block Diagram -- Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
  • 5G Universal low power RF Transceiver IP optimized for cellular applications
    • Fully integrated 3GPP compliant universal transceiver
    • Highly flexible and programmable
    • Ultra-low power consumption
    • Compliant with 3GPP 5G/4G/3G up to 110MHz RF Channel bandwidth
  • 0.6G - 12.5G Universal SerDes
    • 0.6Gbps to 12.5Gbps universal SERDES IP
    • Support full, 1/2, 1/4 and 1/8 data rate mode
    • Support up to 12 TX/RX data lanes with shared PMU
    • Fractional PLL for wide data rate range selection
×
Semiconductor IP