Pipeline FFT IP
Filter
Compare
3
IP
from
2
vendors
(1
-
3)
-
Dual Parallel FFT
- Fastest most power efficient architecture optimized for 128 to 4096 points FFTs
- Optimized Butterflies/Dragonflies, reductions from constant twiddle factors reduces logic
- No pipeline limit, fully asynchronous to maximum pipeline stages
- upto 32 points in/out per clock cycle, ultra high performance, 12.5 GSPS+ possible in FPGA
-
Parallel FFT
- Fastest most power efficient architecture optimized for short FFTs, 4 to 64 points
- Optimized Butterflies/Dragonflies, reductions from constant twiddle factors reduces logic
- No pipeline limit, fully asynchronous to maximum pipeline stages
- N points in/out per clock cycle, ultra high performance, 25 GSPS+ possible in FPGA
-
Fast Fourier Transform IP Core
- Supports forward and inverse complex FFT
- Supports transform length (N) from 23 to 2¹⁶
- Supports scaled or unscaled IFFT output
- Implemented as pipelined streaming IO architecture
