IP Catalog > PCIe 6.0

PCIe 6.0 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (67)
Compare 67 IP from 16 vendors (1 - 10)
  • PCIe 6.0 Retimer Controller with CXL Support
    • Designed to the latest PCI Express 6.0 (64 GT/s), and capable of supporting 32.0, 16.0, 8.0, 5.0 and 2.5 GT/s link rates
    • Supports x1, x2, x4, x8 and x16 link widths
    • CXL aware and supports sync header bypass
    • Supports PIPE 5.2/6.1 compatible PHYs
    • Optimized data-path for low latency insertion
    Block Diagram -- PCIe 6.0 Retimer Controller with CXL Support
  • PCIe 6.0 (Gen6) Premium Controller with AMBA bridge and LTI & MSI Interfaces
    • Supports all required features of the PCI Express 6.2/6.1/6.0.1 (64GT/s), 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s) and PIPE (32-bit) specifications
    • Based on silicon-proven PCIe 6.x controller design
    • Allows a full 64GT/s x16 lane bandwidth with up to 1024-bit data path implementations
    • Supports advanced RAS data protection features including ECC
    Block Diagram -- PCIe 6.0 (Gen6) Premium Controller with AMBA bridge and LTI & MSI Interfaces
  • PCIe 6.0 (Gen6) Premium Controller with AMBA bridge
    • Supports all required features of the PCI Express 6.2/6.1/6.0.1 (64GT/s), 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s) and PIPE (32-bit) specifications
    • Based on silicon-proven PCIe 6.x controller design
    • Allows a full 64GT/s x16 lane bandwidth with up to 1024-bit data path implementations
    • Supports advanced RAS data protection features including ECC
    Block Diagram -- PCIe 6.0 (Gen6) Premium Controller with AMBA bridge
  • PCIe 6.0 (Gen6) Premium Controller
    • Supports all required features of the PCI Express 6.2/6.1/6.0.1 (64GT/s), 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s) and PIPE (32-bit) specifications
    • Based on silicon-proven PCIe 6.x controller design
    • Allows a full 64GT/s x16 lane bandwidth with up to 1024-bit data path implementations
    • Supports advanced RAS data protection features including ECC
    Block Diagram -- PCIe 6.0 (Gen6) Premium Controller
  • Adds security Interfaces, features to PCIe 6.0 Premium controllers (Gen6)
    • Supports all required features of the PCI Express 6.2/6.1/6.0.1 (64GT/s), 5.0 (32 GT/s), 4.0 (16 GT/s), 3.1 (8 GT/s) and PIPE (32-bit) specifications
    • Based on silicon-proven PCIe 6.x controller design
    • Allows a full 64GT/s x16 lane bandwidth with up to 1024-bit data path implementations
    • Supports advanced RAS data protection features including ECC
    Block Diagram -- Adds security Interfaces, features to PCIe 6.0 Premium controllers (Gen6)
  • PCIe 6.0 Integrity and Data Encryption Security Module
    • Compliant with PCI Express IDE specification
    • Support for TDISP
    • High-performance AES-GCM based packet encryption, decryption, authentication
    • Seamless integration with Synopsys controllers via TLP packet-based interface
    • FLIT mode support
    Block Diagram -- PCIe 6.0 Integrity and Data Encryption Security Module
  • PCIe 6.0 PHY, TSMC N6 x2 1.2V, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, TSMC N6 x2 1.2V, North/South (vertical) poly orientation
  • PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
  • PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
  • PCIe 6.0 PHY, SS SF5A x4, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY, SS SF5A x4, North/South (vertical) poly orientation
×
Semiconductor IP