IP Catalog > MIPI C-PHY/ D-PHY Combo

MIPI C-PHY/ D-PHY Combo IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (63)
Compare 63 IP from 11 vendors (1 - 10)
  • MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 8nm
    • Samsung Foundry 5nm low power enhanced (8LPU) CMOS device technology
    • 1.8V±5%, 1.2V±5%, 0.75/0.85V±5% power supply
    Block Diagram -- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 8nm
  • MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
    • Low power consumption, small area
    • Supports both overdrive (0.85V) and normal (0.75V) power
    • Support for various lane configurations
    Block Diagram -- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
  • MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 4nm
    • Samsung Foundry 4nm low power enhanced (LN04LPE) CMOS device technology
    • 1.2V±5%, 0.75/0.85V±5% power supply
    Block Diagram -- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 4nm
  • MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
    • Samsung Foundry 5nm low power enhanced (LN05LPE) CMOS device technology
    • 1.8V±5%, 1.2V±5%, 0.75/0.85V±5% power supply
    Block Diagram -- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
  • MIPI C-PHY v2.0 /D-PHY v2.5 Combo IP in TSMC
    • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
    • Support both MIPI DSI and CSI-2 protocols
    Block Diagram -- MIPI C-PHY v2.0 /D-PHY v2.5 Combo IP in TSMC
  • MIPI D-PHY Rx IP, Silicon Proven in TSMC 12FFC
    • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
    • Support both MIPI DSI and CSI-2 protocols
    • Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)
    • Support LS data rate of 10Mbps and Ultra-low power mode
    Block Diagram -- MIPI D-PHY Rx IP, Silicon Proven in TSMC 12FFC
  • MIPI D-PHY Tx IP, Silicon Proven in TSMC 12FFC
    • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
    • Support both MIPI DSI and CSI-2 protocols
    • Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)
    • Support LS data rate of 10Mbps and Ultra-low power mode
    Block Diagram -- MIPI D-PHY Tx IP, Silicon Proven in TSMC 12FFC
  • MIPI D-PHY Rx IP, Silicon Proven in TSMC 7FF
    • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
    • Support both MIPI DSI and CSI-2 protocols
    • Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)
    • Support LS data rate of 10Mbps and Ultra-low power mode
    Block Diagram -- MIPI D-PHY Rx IP, Silicon Proven in TSMC 7FF
  • MIPI D-PHY Tx IP, Silicon Proven in TSMC 7FF
    • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
    • Support both MIPI DSI and CSI-2 protocols
    • Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)
    • Support LS data rate of 10Mbps and Ultra-low power mode
    Block Diagram -- MIPI D-PHY Tx IP, Silicon Proven in TSMC 7FF
  • MIPI C-PHY/D-PHY Combo IP
    • The MIPI C/D-PHY combo IP is a high-frequency low-power, low cost, physical layer compliant with the MIPI® Alliance Standard for C-PHY and D-PHY.
    • The PHY can be configured as a MIPI Master or MIPI Slave, supporting camera interface CSI-2 v1.2 or display interface DSI v1.3 applications in the D-PHY mode. It also supports camera interface CSI-2 v1.3 and display interface DSI-2 v1.0 applications in the C-PHY mode.
    Block Diagram -- MIPI C-PHY/D-PHY Combo IP
×
Semiconductor IP