IP Catalog > Memory Controller/PHY IP > SATA IP > SATA Controller IP

SATA Controller IP

Welcome to the ultimate SATA Controller IP hub! Explore our vast directory of SATA Controller IP
All offers in SATA Controller IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (66)
Compare 66 SATA Controller IP from 17 vendors (1 - 10)
  • SATA-III Host Controller
    • Fully compliant with the Serial ATA specification revision 2.6
    • Simple transaction interface with Host processor and DMA Engine
    • 32-bit internal data path
    • 8KB FIFO implemented by BlockRAM in both transmit and receive paths
    Block Diagram -- SATA-III Host Controller
  • SATA-II Host Controller Core
    • Fully compliant with the Serial ATA specification revision 2.6
    • Simple transaction interface with Host processor and DMA Engine
    • 32-bit internal data path
    • 8KB FIFO implemented by BlockRAM in both transmit and receive paths
    Block Diagram -- SATA-II Host Controller Core
  • SATA-IP core - File system management without CPU
    • SATA IP core compliant with the Serial ATA specification revision 3.0 and work on AMD UltraScale and 7-Series device.
    • This IP core provide link layer. Design Gateway provide transport layer and 150MHz GTX physical layer design for 6.0Gbps SATA-III interface as reference design.
    • It can connect with SATA-III HDD directly without external PHY chip.
    Block Diagram -- SATA-IP core - File system management without CPU
  • SATA Verification IP
    • Supports SATA specs 2.5/2.6/3.0/3.1/3.2/3.3/3.4/3.5.
    • Supports 1.5, 3 and 6 Gbps speeds.
    • Supports Port Multiplier Discovery and Enumeration.
    • Supports following interfaces
    Block Diagram -- SATA Verification IP
  • SATA Synthesizable Transactor
    • Supports SATA specs 2.5/2.6/3.0/3.1/3.2/3.3/3.4/3.5.
    • Supports 1.5, 3 and 6 Gbps speeds.
    • Supports Port Multiplier Discovery and Enumeration.
    • Supports TBI interface with following bits
    Block Diagram -- SATA Synthesizable Transactor
  • SATA HOST CONTROLLER IIP
    • Supports SATA specs 2.5/2.6/3.0/3.1/3.2/3.3/3.4/3.5.
    • Fully synthesizable
    • Static synchronous design
    • Positive edge clocking and no internal tri-states
    Block Diagram -- SATA HOST CONTROLLER IIP
  • SATA 3.3 Verification IP
    • Compliant to SATA 3.3, PIPE and AHCI 1.3.1 Specification and backward Compatible to SATA 1.0 ,SATA 2.0 and SATA 3.2 specification.
    • Supports AHCI functionality on Host (HBA) side.
    • Supports complete functionality of Application, Command, Transport, Link and PHY Layer.
    • Configurable PIPE Interface width 8,16 or 32 bits.
    Block Diagram -- SATA 3.3 Verification IP
  • SATA 3 Controller IP
    • Simple AXI streaming TX and RX interface for application layer communication.
    • It supports Native Command Queuing and key primitives/FIS types from SATA specifications.
    • Compliant with Serial ATA 3.0 specification.
    • Supports data rates of 1.5/3/6 Gbit/s.
    Block Diagram -- SATA 3 Controller IP
  • Serial ATA I/II/III Host Controller IP Core Compliance Certified by UNH Labs
    • High Throughput
    • Low Latency
    • Connects to SAPIS compliant serial ATA Phy
    Block Diagram -- Serial ATA I/II/III Host Controller IP Core Compliance Certified by UNH Labs
  • Serial ATA I/II Device Controller IP Core
    • The Serial ATA Device Controller IP Core provides an interface to high-speed serial link replacements for the parallel ATA attachment of mass storage devices.
    • The serial link employed is a high-speed differential layer that utilizes Gigabit technology and 8b/10b encoding.
    Block Diagram -- Serial ATA I/II Device Controller IP Core
×
Semiconductor IP