LVDS IP for TSMC

Compare 3 LVDS IP for TSMC from 3 vendors (1 - 3)

Filter:

LVDS / sub-LVDS / DPHY TX - TSMC 6FFC
- The LVDS/Sub-LVDS/DPHY Combo TX converts parallel RGB data and 7/8/10 bits of CMOS parallel data into serial data streams.
- A phase-locked clock is transmitted in parallel with the data streams over a dedicated high-speed link.
- The polarity of differential signals for each data lane can be controlled.
I/O Library
- Dolphin Technology offers an extensive array of Interface IP, all of whichhasbeen optimized for ultra high performance across all processes supported.
- Our I/O portfolio includes: Standard I/O (General Purpose I/O or GPIO), Specialty I/O (bus-specific I/O), NAND Flash I/O and DDRx & LPDDRx I/O.
TSMC N6 1.8V LVDS IO with CDM 7A
- Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission
- A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES
- Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications
- This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V