Clock Synthesizer IP for TSMC
Welcome to the ultimate Clock Synthesizer IP for TSMC hub! Explore our vast directory of Clock Synthesizer IP for TSMC
All offers in
Clock Synthesizer IP
for TSMC
Filter
Compare
13
Clock Synthesizer IP
for TSMC
from 7 vendors
(1
-
10)
-
General-purpose & Specialized Ring PLLs + RTL-based Solutions
- Wide functional range allows all frequencies in a system to be synthesized with one PLL macro
- Input & output frequency ranges greater than 1000:1
-
0.1 to 25 MHz Phase-frequency detector with charge pump
- TSMC BiCMOS SiGe 180 nm
- Input signals with low amplitude
- Low disbalance of output current
- Reference frequency from 0.1 MHz to 25 MHz
-
1 to 50 MHz phase-locked loop frequency synthesizer
- TSMC CMOS 55 nm
- Output frequency range from 1 MHz to 50 MHz
- Reference frequency range from 5 MHz to 50 MHz
-
14GHz Integer-N High-Speed PLL
- Type II hybrid Integer-N LC-PLL
- Quadrature clocks at 14GHz and 7GHz
- Fast locking
-
Low Voltage, Low Power Fractional-N PLLs
- Low power, suitable for IoT applications
- Good jitter, suitable for clocking digital logic.
- Extremely small die area (< 0.005 sq mm), using a ring oscillator
- Output frequency can be from 1 to 400 times the input reference, up to 1.5GHz
-
Fractional-N PLLs for Performance Computing
- Low jitter, suitable for many clocking applications, including high speed digital, ADC, DAC, medium-speed PHY
- Extremely small die area (< 0.005 sq mm), using a ring oscillator
- Output frequency can be from 1 to 400 times the input reference, up to 4GHz
- Reference clock from 10MHz to 500MHz
-
Fractional-N PLL for Performance Computing in TSMC N6/N7
- Frequencies up to 4GHz
- Low jitter (< 10ps RMS)
- Small size (< 0.01 sq mm)
-
General Purpose Fractional-N PLLs
- Low power, suitable for logic clocking applications
- Extremely small die area, using a ring oscillator
- Twelve bits fractional resolution
-
Frequency Synthesizer PLL
- A family of High performance, PLL based, Frequency Synthesizers
- Up to 2.1 GHz output frequency
- Digital CMOS processes
- Low power dissipation
-
Run Time Phase Alignment Circuit
- 1. Sync Clock Generation in one clock duation.
- 2. Generatted clock is Phase Aligned with the incoming data. Data can be received.
- 3. Tx and Rx Clock can be up to +/-5% off of the frequency range. This block can accomode and can generate same tx freq at the rx side.
- 4. This Rx Clock can be used to -