Clocking IP for SMIC

Welcome to the ultimate Clocking IP for SMIC hub! Explore our vast directory of Clocking IP for SMIC
All offers in Clocking IP for SMIC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 98 Clocking IP for SMIC from 14 vendors (1 - 10)
  • General Purpose PLL for TSMC 152nm
    • Wide range M integer divider. (See ot3122 for M, N, and P dividers)
    • 40MHz – 800MHz output frequency range.
    • Comparable frequency range 8MHz – 32MHz.
    • Optional prescaler.
    • 19pS RMS cycle to cycle jitter at 800MHz.
    • Lock-detect function.
    • Bypass function.
    • 20µS well defined fast startup behavior.
    Block Diagram -- General Purpose PLL for TSMC 152nm
  • PLL for TSMC 130nm LP
    • Wide range N, M, P integer dividers.
    • 40MHz – 600MHz output frequency range.
    • Comparable frequency range 8MHz – 50MHz.
    • 18pS RMS cycle to cycle jitter at 400MHz.
    • Lock-detect function.
    • Bypass function.
    • Well defined startup behavior.
    • -40°C to 125°C temperature operation.
    • Small cell area: 0.022mm2 in 0.13µ CMOS.
    Block Diagram -- PLL for TSMC 130nm LP
  • Phase-locked loop system 2.8 to 3.3 GHz
    • SMIC CMOS 0.18 um
    • Wide frequency range (2.8…3.3 GHz)
    • Built-in switched capacitors sections for VCO frequency adjustment
    • Low noise figure
    Block Diagram -- Phase-locked loop system 2.8 to 3.3 GHz
  • 7 to 150 MHz digitally controlled oscillator
    • SMIC CMOS 180 nm
    • Wide oscillation frequency adjustment range (7 MHz…150 MHz)
    • No external components required
    • Portable to other technologies (upon request)
    Block Diagram -- 7 to 150 MHz digitally controlled oscillator
  • 2.8 to 3.3 GHz Voltage controlled oscillator
    • SMIC CMOS 0.18 um
    • Wide frequency range (2.8…3.3 GHz)
    • Wide range of control voltage (300…1500 mV)
    • Built-in switched capacitor sections for VCO frequency adjustment
    Block Diagram -- 2.8 to 3.3 GHz Voltage controlled oscillator
  • Clock/Data Recovery PLL
    • High performance, clock and data recovery PLL
    • Digital CMOS processes
    • Low power dissipation
    • No external components required
    Block Diagram -- Clock/Data Recovery PLL
  • PLL system, 2.8 to 3.3 GHz
    • SMIC CMOS 0.18 um technology
    • Wide frequency range (2.8…3.3 GHz)
    • Built-in switched capacitors sections for VCO frequency adjustment
    • Low noise figure
    Block Diagram -- PLL system, 2.8 to 3.3 GHz
  • Free running oscillators
    • Compact and low power
    • No external components
    • Baseline CMOS logic process masks only
    • Excellent frequency precision over PVT after trimming
    Block Diagram -- Free running oscillators
  • 24.84 MHz phase-frequency detector with charge pump
    • SMIC CMOS 0.18 um
    • Charge pump current control (40 uA, 60 uA, 80 uA, 100 uA)
    • Wide range of charge pump output voltage (0.3 V…1.56 V)
    • PFD polarity selection
    Block Diagram -- 24.84 MHz phase-frequency detector with charge pump
  • High Speed PLL
    • Silicon proven in 22, 28, 40, 55, 65, 110, 130, 180nm from SMIC, HHgrace, GlobalFoundries and Samsung.
    • Support integer mode, Fraction mode and Spread-Spectrum mode
    • Input reference range:10MHz~100MHz
    • Core Area:0.0678 mm^2  
    Block Diagram -- High Speed PLL
×
Semiconductor IP