We have a range of free running oscillators for use as watch-dog timers and core clock generators for MCUs and low-power chips with competitive features. These are available off the shelf and in production from 3nm FinFET to 65nm, or custom designed for specific targets. Our oscillators can be optimized for specifications as good as:
Free running oscillators
Overview
Key Features
- Compact and low power
- No external components
- Baseline CMOS logic process masks only
- Excellent frequency precision over PVT after trimming
Benefits
- Power < 30uW
- Accuracy as good as ±1.5% over -40°C to 125°C and Vdd ±10% and product life after trimming for process
- Period jitter of less than 1%
Block Diagram

Deliverables
- GDSII
- CDL Netlist (MG Calibre Compatible)
- Functional Verilog Model
- Liberty timing models (.lib)
- LEF
- Application Note
Technical Specifications
Foundry, Node
TSMC, GF, SMIC, UMC, ... 7nm, 10nm, 16nm, 28nm, 40nm
Maturity
Silicon Proven, Production
Availability
Available Now
GLOBALFOUNDRIES
In Production:
28nm
SLP
SMIC
Silicon Proven:
40nm
LL
TSMC
In Production:
5nm
,
7nm
,
10nm
,
12nm
,
16nm
,
28nm
HPC
,
28nm
HPCP
,
40nm
LP
Pre-Silicon: 28nm HPM , 40nm LP
Silicon Proven: 3nm , 6nm
Pre-Silicon: 28nm HPM , 40nm LP
Silicon Proven: 3nm , 6nm
UMC
In Production:
40nm
LP
Related IPs
- Clock generator, 300MHz~500MHz based PLL, with lock detection and free running
- SMIC 0.18um 1.8v APLL with Free Running
- LatticeMico32 Open, Free 32-Bit Soft Processor
- Configurable PVT Compensated Glich free Oscillator
- The GF28SLPV25_ADC_13 IP is a 2.5V 12Bit pipeline analog to digital converter capable of running at up to 100MHz conversion rate with 2Vp-p input range.
- The GF55LPEV25_ADC_13 IP is a 2.5V 12Bit pipeline analog to digital converter capable of running at up to 100MHz conversion rate with 2Vp-p input range.