App\Entity\TrafficIpAddress {#572
  -id: 37661
  -ipaddress: "216.73.216.142"
  -createdAt: DateTimeImmutable @1751574870 {#561
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -updateAt: DateTimeImmutable @1751888735 {#562
    date: 2025-07-07 11:45:35.0 UTC (+00:00)
  }
  -counter: 1
  -isBlacklisted: false
  -lastAccessAt: DateTimeImmutable @1751574870 {#563
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -isWhitelisted: false
  -counterFiveMinutes: 0
  -counterOneHour: 0
  -counterOneDay: 0
  -counterOneWeek: 0
  -counterTwoWeeks: 0
  -fiveMinutesCreatedAt: DateTimeImmutable @1751574870 {#564
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -oneHourCreatedAt: DateTimeImmutable @1751574870 {#565
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -oneDayCreatedAt: DateTimeImmutable @1751574870 {#566
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -oneWeekCreatedAt: DateTimeImmutable @1751574870 {#567
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -twoWeeksCreatedAt: DateTimeImmutable @1751574870 {#568
    date: 2025-07-03 20:34:30.0 UTC (+00:00)
  }
  -statusUpdatedAt: DateTimeImmutable @1751574901 {#569
    date: 2025-07-03 20:35:01.0 UTC (+00:00)
  }
  -isAuthorizedCrawler: true
  -crawlerName: "ClaudeBot"
  -host: "216.73.216.142"
  -userAgent: "Mozilla/5.0 AppleWebKit/537.36 (KHTML, like Gecko; compatible; ClaudeBot/1.0; +claudebot@anthropic.com)"
  -counterVisitorFullDescription: 2
  -counterVisitorFullDescriptionCreatedAt: DateTimeImmutable @1751888735 {#570
    date: 2025-07-07 11:45:35.0 UTC (+00:00)
  }
}
XPS BRAM Controller IP
IP Catalog > Peripheral IP > Other > XPS BRAM Controller

XPS BRAM Controller

Overview

The XPS BRAM Interface Controller is a Xilinx IP module that incorporates a PLB V4.6 (Processor Local Bus) interface. This controller is designed to be byte accessible. Any access size (in bytes) up to the parameterized data width of the BRAM is permitted. The XPS BRAM Interface Controller is the interface between the PLBV46 and the bram_block peripheral.

Key Features

  • PLB V4.6 bus interface with byte enable support
  • Supports up to three transfer types
  • Used in conjunction with Xilinx EDK generated bram_block peripheral to provide total BRAM memory solution

Technical Specifications

Short description
XPS BRAM Controller
Vendor
Vendor Name
Request Info

Related IPs

×
Semiconductor IP