Video Tracking FPGA IP core for Xilinx and Altera
Overview
The FPGA IP core T-COR-32 implements the algorithm of automatic tracking of objects in video and calculation of their motion parameters. The core ensures a stable tracking of small-sized and low-contrast objects of any type against a complex background. In case of object loss (tracking collapse), the IP core performs prediction of the tracked object trajectory up to its automatic re-capture or tracking reset if the corresponding criteria are fulfilled. The IP core is a stand-alone module easily integrable into projects based on field-programmable gate arrays (FGPA) and application-specific integrated circuits (ASIC). The core interfaces are universalized for connection to IP cores of other manufacturers.
Key Features
- MAIN PARAMETERS
- High processing speed. One video frame processing time: for rectangle 128x128 pixels – 25 ms; for rectangle 128x64 pixels – 13 ms; for rectangle 64x64 pixels – 6,5 ms.
- Objects tracking from 8x8 pixels to 128x128 pixels and more. Object part tracking.
- Tracking of objects of very low contrast (from 10%) on a complex background in terms of interference.
- Any type objects and any shape objects tracking. Adaptation to change the shape and size of the object.
- Overlapped objects tracking (up to 50% of the objects area). Automatic detection of loss tracking.
- Dynamic objects tracking (up to 52 pixels offset in any direction per one frame).
- Calculate the position and size of the object in the tracking rectangle. Ability to change parameters without reset.
- The ability to build both single-channel and multi-channel systems (several kernel instances).
- The discreteness of the calculation of the coordinates and speed of the object is not lower than 1/256 pixels (pixels / frame).
- Stable tracking with continuous change in the brightness of the object. Adapt to changing background.
Benefits
- TARGET PLATFORMS AND COMPATIBILITY
- FPGA IP core T-COR-32 is compatible with FPGA Altera and Xilinx. The IP core does not use FPGA-dependent modules. The kernel is developed in the Verilog language.
Video
FPGA IP CORE VIDEO TRACKING (T-COR-32)
TO EVALUATE THE PERFORMANCE AND ALL THE FEATURES OF THE ALGORITHM IN YOUR VIDEO USE THE DEMO VERSION IP CORE.
Applications
- The core can be used in smart sights, portable and station-ary target acquisition systems, unmanned aerial vehicles, weapon stations, fire control systems, anti-aircraft complex-es and homing heads.
Technical Specifications
Maturity
completed
Availability
now available
Related IPs
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance, low-power 2D composition IP core for embedded devices
- High-performance and low-power 2D vector graphics IP core
- ARINC818 controller Transmitter and Receiver IP core