IP Catalog > Interface IP > Interconnect IP > USB IP > USB IP > USB Controller IP > USB1.x DEVICE IIP

USB1.x DEVICE IIP

Overview

USB1.x Device interface provides full support for the USB1.x synchronous serial interface, compatible with USB 1.1 specification. Through its USB1.x compatibility, it provides a simple interface to a wide range of low-cost devices. USB1.x Device IIP is proven in FPGA environment. The host interface of the USB1.x Device can be simple interface or can be AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

USB1.x DEVICE IIP is supported natively in Verilog and VHDL

Key Features

  • Compliant with USB 1.1 specification.
  • Supports UTMI and ULPI transceivers.
  • Support any combinations of USB 1.1 interface speeds – LS(1.5 Mbps), FS (12.0 Mbps).
  • Supports Interrupt/Bulk/Isochronous/Control Transfers.
  • CRC16 checking and generation for FS/LS data packets.
  • CRC5 generation and checking for Tokens.
  • Supports preamble for LS transfers while operating in Host Mode.
  • Supports Protocol Layer Error Handling.
  • Provides prioritized scheduling for periodic endpoints.
  • Separate round robin scheduling algorithm within Periodic and Non-periodic endpoints pipes.
  • Supports USB Suspend state and supports remote wakeup devices.
  • Supports all FS USB Link Power Management States – L1, L2.
  • Supports system low power and related system states such as Sleep, Hibernate, Warm/ Cold boot etc.
  • Support for clock gating and multi-power-well support
  • Fully synthesizable.
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to microprocessor/microcontroller devices

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

Block Diagram

USB1.x DEVICE IIP Block Diagram

Deliverables

  • The USB1.x Device interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.

Technical Specifications

Request Info

Related IPs

×
Semiconductor IP