Vendor: SmartDV Technologies Category: USB

USB1.x DEVICE IIP

USB1.x Device interface provides full support for the USB1.x synchronous serial interface, compatible with USB 1.1 specification.

Contact Provider Request Datasheet

Overview

USB1.x Device interface provides full support for the USB1.x synchronous serial interface, compatible with USB 1.1 specification. Through its USB1.x compatibility, it provides a simple interface to a wide range of low-cost devices. USB1.x Device IIP is proven in FPGA environment. The host interface of the USB1.x Device can be simple interface or can be AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

USB1.x DEVICE IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with USB 1.1 specification.
  • Supports UTMI and ULPI transceivers.
  • Support any combinations of USB 1.1 interface speeds – LS(1.5 Mbps), FS (12.0 Mbps).
  • Supports Interrupt/Bulk/Isochronous/Control Transfers.
  • CRC16 checking and generation for FS/LS data packets.
  • CRC5 generation and checking for Tokens.
  • Supports preamble for LS transfers while operating in Host Mode.
  • Supports Protocol Layer Error Handling.
  • Provides prioritized scheduling for periodic endpoints.
  • Separate round robin scheduling algorithm within Periodic and Non-periodic endpoints pipes.
  • Supports USB Suspend state and supports remote wakeup devices.
  • Supports all FS USB Link Power Management States – L1, L2.
  • Supports system low power and related system states such as Sleep, Hibernate, Warm/ Cold boot etc.
  • Support for clock gating and multi-power-well support
  • Fully synthesizable.
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to microprocessor/microcontroller devices

Block Diagram

USB 1.x DEVICE IIP block diagram

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The USB1.x Device interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.

Specifications

Identity

Part Number
USB 1.x DEVICE IIP
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about USB IP core

What Designers Need to Know About USB Low-Power States

In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.

Frequently asked questions about USB IP cores

What is USB1.x DEVICE IIP?

USB1.x DEVICE IIP is a USB IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP