The PLL is design with UMC 0.11um AE process, with input frequency from 8MHz to 100MHz,and output frequency from 60MHz to 480MHz according to the user setting. UMC 0.11um AE process.
Overview
The PLL is design with UMC 0.11um AE process, with input frequency from 8MHz to 100MHz,and output frequency from 60MHz to 480MHz according to the user setting. UMC 0.11um AE process.
Technical Specifications
Short description
The PLL is design with UMC 0.11um AE process, with input frequency from 8MHz to 100MHz,and output frequency from 60MHz to 480MHz according to the user setting. UMC 0.11um AE process.
Vendor
Vendor Name
Foundry, Node
UMC 0.11um
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
110nm
Related IPs
- Integer PLL, 32KHz Input, VCO from 32M to 64MHz - HHGrace 110nm
- Integer PLL, VCO from 50M to 150MHz - HHGrace 110nm
- Integer PLL, VCO from 50M to 500MHz - HLMC 55nm
- FTVBOTXALL010 is a V-by-One transmitter designed for applications that take ultra-low power dissipation and high data transfer rate. This IP is compliant with the V-By-One HS Standard, Ver. 1.3. It transfers the packed packet from direct the video stream
- External NAND flash protection, designed to secure stored assets with a local key from PUF
- Synchronous FIFO with second read/write port as companion to A2_CAM_FIFO