Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process
Overview
UMC 0.18um LL Logic process 1.8V AnalogESD IO with POC (Pad On Circuit).
Technical Specifications
Short description
Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process
Vendor
Vendor Name
Foundry, Node
UMC 180nm LL
UMC
Pre-Silicon:
180nm
Related IPs
- Multi-Voltage IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process
- Specialty PCI IO IP, BOAC (Bonding Over Active Circuit), 5V tolerance, UMC 0.13um HS/FSG process
- Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.13um HS/FSG process
- Specialty SSTL IO IP, BOAC (Bonding Over Active Circuit), UMC 0.13um HS/FSG process
- Specialty SSTL IO IP, BOAC (Bonding Over Active Circuit), UMC 0.13um HS/FSG process
- Specialty PECL IO IP, BOAC (Bonding Over Active Circuit), UMC 0.13um HS/FSG process