RISC-V IP - Dual Issue Power Efficient Application
Overview
Dual Issue Power Efficient Application Core - VisionL is a dual-issue power-efficient application core designed for applications with strict power constraints. It delivers excellent performance while keeping power consumption to a minimum, making it perfect for battery-operated devices.
Technical Specifications
Short description
RISC-V IP - Dual Issue Power Efficient Application
Vendor
Vendor Name
Related IPs
- RISC-V IP - Dual Issue Embedded Application
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- Highly efficient out-of-order RISC-V vector application processor series
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- Wi-Fi 6 (ax)+BLEv5.4+15.4 Dual Band RF IP for High-End Applications.
- Efficient Linux-capable application core with a 9-stage in-order pipeline, an MMU, L1 and L2 caches, and cache coherency