RISC-V Processor IP

Welcome to the ultimate RISC-V Processor IP hub! Explore our vast directory of RISC-V Processor IP.

RISC-V is an open-source instruction set architecture used to develop custom processors for a variety of applications, from embedded designs to supercomputers.

Unlike proprietary processor architectures, RISC-V is an open-source instruction set architecture (ISA) used for the development of custom processors targeting a variety of end applications.

All offers in RISC-V Processor IP

Filter

Compare 148 RISC-V Processor IP from 33 vendors (1 - 10)

Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex. Designed for a range of applications requiring maximum single thread performance in Linux-capable devices. Improved performance compared with Gen#1.
64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- 64-bit RISC-V core with in-order single issue pipeline based complex.
- Tiny Linux-capable processor optimized for low power and small area.
- Ideally fits IoT applications requiring Linux.
Vector-Capable Embedded RISC-V Processor
- The EMSA5-GP is a highly-featured 32-bit RISC-V embedded processor IP core optimized for processing-demanding applications.
- It is equipped with floating-point and vector-processing units, cache memories, and is suitable for concurrent execution in a multi-processor environment.
Compact Embedded RISC-V Processor
- The BA5x-CM is a feature-rich 32-bit deeply embedded processor.
- Equipped with a floating-point unit and an instruction cache memory and supporting concurrent execution in a multiprocessor environment, it is well-suited to a wide range of edge IoT and similar applications.
Tiny, Ultra-Low-Power Embedded RISC-V Processor
- The BA5x-TN is a compact, ultra-low power, 32-bit, deeply embedded processor IP core.
- With a two-stage execution pipeline, the processor implements the Embedded variant of the base RV32 ISA (RV32E).
- It uses just 16 general-purpose compressed instructions and omits other resource-demanding extensions.
Enhanced-Processing Embedded RISC-V Processor
- The BA5x-EP is a highly-featured 32-bit RISC-V embedded processor IP core optimized for complex, processing-demanding applications.
- It is equipped with a floating-point unit and cache memories, supports hardware-level virtualization, and is suitable for concurrent execution in a multi-processor environment.
Low-Power Embedded RISC-V Processor
- The BA5x-LP is a highly efficient, low-power, 32-bit, deeply embedded processor IP core.
- The two-stage pipeline processor implements either the RV32I or RV32E instruction set.
- It comes pre-configured with the Multiply/Divide (M) and Compressed Instruction (C) extensions, providing a more flexible and capable platform without a significant increase in area or power.
8-stage dual issue, in-order, superscalar processor with dual vector processing units (1024-bit VLEN/512-bit DLEN)
- New RVA23 support
- New RVV1.0 512-bit vector engine
- New SSCI interface added alongside VCIX
- New instructions and extensions
- New improved memory subsystem
32-Bit & 64-Bit High Performance Processor - 9-Stage Pipeline, Dual-issue
- 900 Series processors include four different classes: N900 (32 bit), U900 (32 bit + MMU), NX900 (64 bit) and UX900 (64 bit + MMU). With MMU, UX900 supports heavyload operating systems such as Linux. 900 Series can be applied to edge computing, data center, networking, etc.
32-Bit & 64-Bit High Performance Processor - 6-Stage Pipeline, Single-issue
- 600 Series processors include four different classes: N600 (32 bit), U600 (32 bit + MMU), NX600 (64 bit) and UX600 (64 bit + MMU).
- With MMU, UX600 supports heavyload operating systems such as Linux. 600 Series can be applied to edge computing, data center, networking, etc.