A programmable on-the-fly Fractional-N PLL at 1.6GHz is required to lock to an incoming clock source and produce an output clock available at 110nm
Low PowerHigh Speed 1.6GHz Frac-N PLL IP Core
Overview
Key Features
- Designed to be power-efficient
- Fractional Division
- High Resolution of 1.6GHz
- Low Jitter
- control the phase and frequency characteristics
- Programmable Loop Filter
- Lock Detection
- Small Footprint
Deliverables
- GDSII
- LVS Spice netlist
- Verilog model
- LEF for clock generator
- PLL
- User Guidelines including: integration guidelines, layout guidelines, testability guidelines, packaging guidelines, board-level guidelines
Technical Specifications
Maturity
In Production
Availability
Immediate