Altera's Interlaken IP core is ideal for multi-terabit routers and switches for access, carrier Ethernet, and data center applications that demand high IP configurability to optimize for system performance and interoperability. The Interlaken IP core also provides the necessary scalability for next-generation platforms. The combination of Altera?s Interlaken IP core in the Stratix® V FPGA with Cavium?s Octeon processors provides high throughput and bandwidth when workloads are at their peak.
To help simplify your design decision process and accelerate your time to market, Altera?s Interlaken IP core on the Stratix V FPGA has been validated with Cavium's Octeon multicore processors. This interoperability assures solution connectivity upfront when you develop with Altera and Cavium.
Interlaken, 50G for 28nm devices
Overview
Key Features
- High-performance internal system interfaces
Benefits
- SOPC Builder Ready: No
- Qsys Compliant: No
Technical Specifications
Related IPs
- Interlaken, 100G for 28nm devices
- Root of Trust - Foundational security in SoCs and FPGAs for IoT servers, gateways, edge devices and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for Chinese IoT servers, gateways, edge devices and sensors
- Root of Trust - Foundational security for SoCs, secure MCU devices and sensors
- Host controller IP for controlling flash and other devices on the SPI bus: Quad SPI, Octal SPI, and xSPI
- 10G/2.5G/1G Multi-Speed Ethernet Controller IP for Automotive Applications