IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core

Overview

The PTP Ordinary Clock (OC) from NetTimeLogic is an extension to a single port of NetTimeLogic's PTP Transparent Clock (TC). It adds the Sync and Announce message processors to the design which allow synchronization of the clock according to IEEE1588. The OC will run in Slave or Master mode according to the configuration and Best-Master-Clock (BMC) algorithm. For resource optimization the OC can also be implemented as Slave-Only clock.

The OC is intercepting the path between an Ethernet PHY and an Ethernet MAC. This allows message injection in parallel to data transfers from/to the MAC.

All datasets and algorithms are implemented completely in HW.

Key Features

  • PTP Ordinary Clock according to IEEE1588-2008
  • Intercepts path between MAC and PHY
  • Single Port
  • Synchronization accuracy: +/- 25ns
  • Support for Default Profile: Layer 2 (Ethernet) and Layer 3 (Ip) support
  • Support for Power Profile: C37.238-2011 and C37.238-2017 including VLAN support
  • Support for Utility Profile: including HSR and PRP tag handling
  • Support for IEEE802.1AS-REV: including IEEE802.1CB tag handling
  • One Step and Two Step support
  • Peer to Peer (P2P) and End to End (E2E) delay measurement
  • Master and Slave support
  • Full line speed
  • AXI4 Light register set or static configuration
  • Datasets according to IEEE1588
  • MII/GMII/RGMII Interface support (optional AXI4 stream for interconnection to 3rd party cores)
  • Optional Management Message support
  • Optional Signaling Message support
  • Timestamp resolution with 50 MHz system clock: 10ns
  • Hardware PI Servo

Benefits

  • Coprocessor handling the synchronization according to IEEE1588 or IEEE802.1AS completely standalone in the core.
  • No Software Stack required

Block Diagram

IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core Block Diagram

Applications

  • Distributed data acquisition
  • Ethernet based automation networks
  • Automation
  • Robotic
  • Automotive
  • Test and measurement

Deliverables

  • Source Code (not encrypted, not obfuscated)
  • Reference Designs
  • Testbench with Stimulifiles
  • Configuration Tool
  • Documentation

Technical Specifications

Availability
Now
×
Semiconductor IP