GSMC 0.11um CIS process LVDS Transceiver Pad
Overview
This transmitter provides CMOS signal to LVDS, and the receiver provides LVDS signal to CMOS. The data rate between them can be up to 650Mhz. The LVDS transceiver is implemented in GSMC 0.11um CIS process.
Key Features
- GSMC 0.11um CIS process
- Operation frequency up to 650Mhz
- An integrated 100 Ohm resistor in receiver
- Power down mode available
- Compatible with TIA/EIA-644 LVDS standard
Technical Specifications
Foundry, Node
GSMC 0.11um
Maturity
Pre-Silicon
Related IPs
- GSMC 0.18um CIS process LVDS Transceiver Pad
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- High-Speed LVDS (SERDES) Transceiver
- UMC 0.11um CIS Process cell library
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- LVDS IO Pad Set