GSMC 0.11um CIS process LVDS Transceiver Pad
Overview
This transmitter provides CMOS signal to LVDS, and the receiver provides LVDS signal to CMOS. The data rate between them can be up to 650Mhz. The LVDS transceiver is implemented in GSMC 0.11um CIS process.
Key Features
- GSMC 0.11um CIS process
- Operation frequency up to 650Mhz
- An integrated 100 Ohm resistor in receiver
- Power down mode available
- Compatible with TIA/EIA-644 LVDS standard
Technical Specifications
Foundry, Node
GSMC 0.11um
Maturity
Pre-Silicon
Related IPs
- GSMC 0.18um CIS process LVDS Transceiver Pad
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
- High-Speed LVDS (SERDES) Transceiver
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- HHGrace 0.11um Low Power Process 6track Std Cell Library