Fast and efficient two-dimensional FFT core for image processing applications
Overview
Successful FPGA/ASIC implementation of two-dimensional FFTs (used in 2D image processing applications) requires deep understanding of the underlying 1D FFT algorithm, chip and memory architectures. Since each pixel of image data is effectively processed twice, the issues of throughput, scaling, resource usage, and memory interfacing all become intertwined when considering the optimal solution for the target chip architecture
Technical Specifications
Availability
now
Related IPs
- Low-power, low-gate-count, highly-configurable DSP core for audio and control processing
- ARC NPX Neural Processing Unit (NPU) IP supports the latest, most complex neural network models and addresses demands for real-time compute with ultra-low power consumption for AI applications
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Multifunctional DSP Architecture for High-Performance, Low-Power Audio/Voice/Sensing and Wireless Communication Applications
- High-performance Processor for Real-time and Linux Applications
- Highly powerful and scalable multi-mode communication processor for IoT wireless applications