Fast and efficient two-dimensional FFT core for image processing applications
Overview
Successful FPGA/ASIC implementation of two-dimensional FFTs (used in 2D image processing applications) requires deep understanding of the underlying 1D FFT algorithm, chip and memory architectures. Since each pixel of image data is effectively processed twice, the issues of throughput, scaling, resource usage, and memory interfacing all become intertwined when considering the optimal solution for the target chip architecture
Technical Specifications
Short description
Fast and efficient two-dimensional FFT core for image processing applications
Vendor
Vendor Name
Availability
now
Related IPs
- Image Signal Processing for Automotive and Industrial Applications
- Multi-Standard-Serdes (MSS) IP optimized for Medium Reach (MR) and Very Short Reach (VSR) applications
- Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium) with DPA
- Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium)
- 100G UDP Offload Engine - Offloads UDP packet processing for efficient, high-speed networking
- Video and Image Processing Suite