Fast and efficient two-dimensional FFT core for image processing applications
Overview
Successful FPGA/ASIC implementation of two-dimensional FFTs (used in 2D image processing applications) requires deep understanding of the underlying 1D FFT algorithm, chip and memory architectures. Since each pixel of image data is effectively processed twice, the issues of throughput, scaling, resource usage, and memory interfacing all become intertwined when considering the optimal solution for the target chip architecture
Technical Specifications
Short description
Fast and efficient two-dimensional FFT core for image processing applications
Vendor
Vendor Name
Availability
now
Related IPs
- Compact High-Speed 64-bit CPU for Real-time and Linux Applications
- Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- Open-source compact microcontroller core with a 4-stage in-order pipeline for deeply embedded applications
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an MPU, L1 and L2 caches
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an FPU, an MPU, L1 and L2 caches
- Efficient Linux-capable application core with a 9-stage in-order pipeline, an MMU, L1 and L2 caches, and cache coherency