Embedded EEPROM IP, 32Kx8 bits for 1.8V/3.3V/5V EEPROM
Overview
MagnaChip EEPROM series is a 2P4M non-volatile EEPROM IP block device which uses a MagnaChip SSTC EEPROM and is embedded into a Magnachip 0.18?m 1.8V/3.3V (10V) LP EEPROM process. The write scheme uses FN tunneling to achieve low-power operation. The silicon IP is implemented with a built-in internal charge pump for read/write operations. The series was developed for system-on-a-chip (SoC) applications such as SIM cards, smart cards, RFIDs, medicals etc.
Key Features
- Logic Embedded IP
- Programming with FN program, erasing with FN erase
- High yield performance
- Small IP size
- Good retention realibility
- Testable
Applications
- Automotive
- Communications
- Consumer Electronics
- Data Processing
- Industrial and Medical
- Military/Civil Aerospace
- Others
Deliverables
- Data Sheet
- Verilog
- Synopsys Model
- GDS Phantom
- Test Methodology
Technical Specifications
Foundry, Node
KEYFOUNDRY 180nm EEPROM
Maturity
In Production
Related IPs
- Embedded EEPROM IP, 32Kx8 bits for 1.8V/3.3V/5V EEPROM
- Embedded EEPROM IP, 64x16 bits for 1.5V/3.3V ULL
- Embedded EEPROM IP, 4096x1 bits for 1.8V/3.3V Logic
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance, low-power 2D composition IP core for embedded devices
- Embedded EEPROM IP, 8Kx8 bits for 1.8V/3.3V/5V EEPROM