- Our core introduces Secured HASH Algorithm (SHA) and Elliptic curve cryptography (ECC)
- It supports different SHA functions with different output sizes as follows: SHA1: 160 bits, SHA2: 224/256/384/512 bits and SHA3: 224/256/384/512 bits
- Also, it supports big numbers arithmetic operations (addition, subtraction, multiplication and inversion)
- And our core supports the following EC functions: Modular addition and subtraction, Modular multiplication and inversion, Point addition, subtraction, and Point doubling and Scalar multiplication and point multiplication
- Using HASH and EC functions, ECDSA algorithm (signature generation and verification) can be supported over a prime curve with field size 384 (P-384)
- Other prime curves could be supported
- Also, it supports the selection of either an individual HASH function or ECDSA as a whole
ECC IP Core for Digital Signature Generation and Verification (P-384)
Overview
Key Features
- High Performance ECC IP Core for digital signature (Generation / Verification)
- Support the selection of hashing modes SHA1 / SHA2 / SHA3
- Support the basic arithmetic operations for big numbers
- Supports arithmetic operations for EC over GF for the prime curve P-384 (others possible)
- Support ECDSA algorithm with signature generation and verification
Benefits
- IOT Security
- Embedded Security
Applications
- Elliptic Curve Digital Signature algorithm (ECDSA) standard ANSI X9.62, and (DSS) FIPS 186
- Other possible applications:
- ? Elliptic curve Deffie-Hellman (EC-DH) standard ANSI X9.63
- ? Internet of things (IOT) security
- ? RFID, smart grids, and IRIS recognition
- ? HASH functions, have applications like:
- ? Message digest calculations
- ? Encrypted data storage
- ? Secure communication systems
- ? E-commerce and Financial Transactions
Deliverables
- Synthesizable Verilog
- System Model (C-based model)
- Verilog Test Benches
- Documentation
Technical Specifications
Maturity
Mature
Availability
Now
Related IPs
- CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm
- AHB Channel with Decoder and Data Mux IP Core
- NFC Tag IP for Proximity Integrated Circuit Cards (PICC) and Vicinity Integrated Circuit Cards (VICC)
- CPU-less QUIC Offload IP core for FPGA Acceleration
- JPEG XS compression IP core for HD - Max fps: 60 - Color sampling: 4:4:4 / 4:2:2 / 4:0:0
- JPEG XS compression IP core for HD - Max fps: 240 - Color sampling: 4:4:4 / 4:2:2 / 4:0:0