DDRII Data Block for Chip Application; UMC 0.13um HS/FSG Logic Process
Overview
DDRII Data Block for Chip Application; UMC 0.13um HS/FSG Logic Process
Technical Specifications
Foundry, Node
UMC 0.13um
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
130nm
Related IPs
- DDR2 PHY Command/Address Block (for Chip Application); UMC 0.13um HS/FSG Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process
- Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- DDRII Data Block for Chip Application; UMC 0.11um HS/AE (AL Advance Enhancement) Logic Process