DDR2 PHY Command/Address Block (for Chip Application); UMC 0.13um HS/FSG Logic Process
Overview
DDR2 PHY Command/Address Block (for Chip Application); UMC 0.13um HS/FSG Logic Process
Technical Specifications
Foundry, Node
UMC 0.13um
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
130nm
Related IPs
- DDR2 PHY Command/Address Block ; UMC 0.13um HS/FSG Logic Process
- DDRII Data Block for Chip Application; UMC 0.13um HS/FSG Logic Process
- Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process
- Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process
- Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process