DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
Overview
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
Technical Specifications
Short description
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
Vendor
Vendor Name
Foundry, Node
UMC 0.13um
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
130nm
Related IPs
- DDR2 PHY compensation block for 171 series (non BOAC); UMC 0.13um HS/FSG Logic Process
- DDR2-PHY compensation block, BOAC; UMC 90nm SP/RVT Low-K Logic process
- DDR2-PHY command/address block for DRAM chip, BOAC ; UMC 90nm SP/RVT Low-K Logic Process
- DDR2-PHY data block with BOAC IO; UMC 90nm SP/RVT Lowk Logic Process
- Specialty PCI IO IP, BOAC (Bonding Over Active Circuit), 5V tolerance, UMC 0.13um HS/FSG process
- Single Port SRAM Compiler IP, UMC 65nm SP process