DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
Overview
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
Technical Specifications
Foundry, Node
UMC 0.13um
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
130nm
Related IPs
- DDR2 PHY compensation block for 171 series (non BOAC); UMC 0.13um HS/FSG Logic Process
- DDR2-PHY compensation block, BOAC; UMC 90nm SP/RVT Low-K Logic process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- SMIC 0.13um 3.3V Trimming Block
- Specialty SSTL IO IP, BOAC (Bonding Over Active Circuit), UMC 0.13um HS/FSG process