DDR2 PHY compensation block for 171 series (non BOAC); UMC 0.13um HS/FSG Logic Process
Overview
DDR2 PHY compensation block for 171 series (non BOAC); UMC 0.13um HS/FSG Logic Process
Technical Specifications
Foundry, Node
UMC 0.13um
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
130nm
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- DDR2-PHY compensation block, BOAC; UMC 90nm SP/RVT Low-K Logic process
- SMIC 0.13um 3.3V Trimming Block