DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process
Overview
DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process
Technical Specifications
Short description
DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process
Vendor
Vendor Name
Foundry, Node
UMC 0.13um
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
130nm
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- DDR2 PHY Command/Address Block ; UMC 0.13um HS/FSG Logic Process
- DDR2 PHY Command/Address Block (for Chip Application); UMC 0.13um HS/FSG Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- CSMC 0.13um Generic Process Programmable Gain Amplifier