DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process
Overview
DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process
Technical Specifications
Foundry, Node
UMC 0.13um
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
130nm
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- SMIC 0.13um 3.3V Trimming Block
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.