DDR DLL IP, 100MHz - 200MHz, Output: 13.5% - 36.6% Delay, UMC 0.11um HS/AE process

Overview

DLL-based cell that generates fouRchannel DQS with 13.5% ~ 36.6% timing delay for DDR1 SDRAM controller usage, UMC 0.11um HS/AE (AL Advanced Enhancement) Logic process.

Technical Specifications

Short description
DDR DLL IP, 100MHz - 200MHz, Output: 13.5% - 36.6% Delay, UMC 0.11um HS/AE process
Vendor
Vendor Name
Foundry, Node
UMC 110nm HS/AE
UMC
Pre-Silicon: 110nm
×
Semiconductor IP