3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 40nm Logic/Mixed-Mode Low Power Process
Overview
3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 40nm Logic/Mixed-Mode Low Power Process
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 0.11um HS/AE Logic Process
- 3.3V to 1.8V with 50mA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- 3.3V to 0.9V with 50mA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- 3.3V to 1.8V with 10uA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- 3.3V to 0.75*VCC33A with 5mA driving capability with external capacitor; Linear Regulator; UMC 55nm LP/RVT LowK Logic Process