The A2P3 processor family provides a range of processors all based on a common instruction set. This instruction set is readily expandable to cover a wide variety of applications. Additional functionality may be crafted for a precise match with the final product. DSP, floating point, SIMD and custom extensions simply plug-in to the core. Equally unused functionality may be removed. Various processor core models focus on area, power and performance to ensure an optimal fit.
The A2P3 is agnostic to interconnect types and maybe attached to any standard including Advanced Architectures’ A2B system interconnect that supports multiprocessor configurations with various coherent memory architectures as well as network on chip topologies.
16/32/64-bit Application Adaptive Processor
Overview
Key Features
- High Performance
- Multi-cycle, Single cycle and Superscalar variants
- 16-bit expandable Instruction Set
- 16-bit, 32-bit and 64-bit versions
- 800MHz in 0.40nm process
- Extreme low power
- Extreme small size
- DSP, SIMD and Floating Point plug-ins
Technical Specifications
Related IPs
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
- NTSC/PAL Adaptive 3D Comb Filter and Noise Reducer
- Single-port 16/32/64-bit DDR266 Controller
- GaAs p-HEMT Monolithic integrated transceiver Front End Module suitable for 802.11b/g (2.4GHz) application
- Highest code density, Low Power 32-bit Processor with optional DSP