IP Catalog > Analog IP > ADC / DAC IP > A/D Converter (ADC) IP > Other

Other

All offers in Other
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (70)
Compare 70 Other from 24 vendors (1 - 10)
  • 15 Bit 192 kS/s Sigma-Delta ADC on XFAB XH018
    • The ADC IP is a general-purpose sigma-delta converter and it is configurable for conversion speed and power consumption with adaptable oversampling ratio.
    • It is built using typical second order architecture using correlated-double-sampling method. The target application is sampling of transient input voltages with 8k S/s with low-power and 192 kS/s respectively.
    Block Diagram -- 15 Bit 192 kS/s Sigma-Delta ADC on XFAB XH018
  • 15 Bit 8 kS/s Sigma-Delta ADC on XFAB XH018
    • Resolution: 15 bit
    • Conversion rate: 8 kSps
    • Power consumption: 1.3 mW @ 1.8V
    Block Diagram -- 15 Bit 8 kS/s Sigma-Delta ADC on XFAB XH018
  • 7 Bit 6 GS/s Folding ADC on Fujitsu 55 nm CS250L
    • The IP consists of a 7 bit monolithic folding ADC clocked externally for 6 GS/s.
    • The differential input signal of maximum +/- 450 mV is ac-coupled to the input. Lower cut off frequency is well below 500 kHz.
    • The ADC is calibrated internally after reset to increase precision. The calibration can be disabled and can also be triggered manually.
    Block Diagram -- 7 Bit 6 GS/s Folding ADC on Fujitsu 55 nm CS250L
  • Dual Channel Digital Capacitive Sensor Interface
    • The MVCT018 is a programmable and very accurate capacitance-to-digital converter interface, designed to be easily integrated with capacitive sensors.
    • The chip features very fast measurement times, low operating power, and very low standby currents, making it very suitable for low power and portable applications.
    Block Diagram -- Dual Channel Digital Capacitive Sensor Interface
  • 7 to 150 MHz digitally controlled oscillator
    • SMIC CMOS 180 nm
    • Wide oscillation frequency adjustment range (7 MHz…150 MHz)
    • No external components required
    • Portable to other technologies (upon request)
    Block Diagram -- 7 to 150 MHz digitally controlled oscillator
  • Ultra Low Power 8-bit ADC - Ultra Low Voltage (1V), Ultra Low Power (850nA) - LFoundry 0.15µm
    • This macro-cell is a general purpose, ultra low power, 8-bit, time-based Analog-to-Digital Converter (ADC) core designed for LFoundry 0.15μm LF150 CMOS technology STD (Standard) and LP (Low Power) process.
    • The circuit is ideal for general purpose/auxiliary low frequency measurements (such as power supply voltage monitor) in applications in which ultra low power consumption is mandatory.
    Block Diagram -- Ultra Low Power 8-bit ADC - Ultra Low Voltage (1V), Ultra Low Power (850nA) - LFoundry 0.15µm
  • 2-bit 2-channel 50 MSPS flash ADC
    • UMC CMOS 180 nm
    • Resolution 2-bit
    • Adjustment of threshold levels
    • Adjustment of dc level of thresholds scale
    Block Diagram -- 2-bit 2-channel 50 MSPS flash ADC
  • 2-bit 2-channel 100 MSPS flash ADC
    • UMC CMOS 180 nm technology
    • Resolution 2 bit
    • Adjustment of threshold levels
    • Adjustment of dc level of thresholds scale
    Block Diagram -- 2-bit 2-channel 100 MSPS flash ADC
  • 2-bit 1-channel 50 MHz flash ADC
    • AMS BiCMOS 350 nm
    • ADC with programmable threshold (8 thresholds)
    • Resolution 2 bit
    • Supply voltage: 3 V
    Block Diagram -- 2-bit 1-channel 50 MHz flash ADC
  • 14-bit 8-channel 15 to 25 MSPS pipeline ADC
    • iHP SGB25V
    • Resolution 14 bit
    • Sampling frequency 15-25 MHz
    • Low power consumption in standby mode
    Block Diagram -- 14-bit 8-channel 15 to 25 MSPS pipeline ADC
×
Semiconductor IP