Making hardware more like software
Mario Khalaf and Ajay Jagtiani, Altera Corporation
EETimes (5/27/2011 6:10 PM EDT)
Here's a way to partially or fully reconfigure an FPGA without rebooting the operating system.
One of the biggest advantages of field programmable gate arrays (FPGAs) is the ability to change the functionality of the silicon by loading a new configuration file into the device. Controlling the configuration of the FPGA is usually done by an on-board processor that communicates to a flash-based configuration storage device.
The configuration mechanisms are usually custom to the specific FPGA and require specialized on-board connections and rules. Overall, the user usually embeds the flash device on-board forcing an estimate of the configuration size before storing all possible configuration streams of the FPGA on that device. In this article, we propose a device architecture and software method that alleviates this problem and also provides many advanced features to the processor.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related Articles
- Embedded FPGA design without hard barriers using OpenBus
- Control an FPGA bus without using the processor
- The rise of FPGA technology in High-Performance Computing
- Re-Configurable Platform for Design, Verification and Implementation of SoCs (Design and Verification without Constraints)
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks