Optimize your DSPs for power and performance
By Michel Laurence, Octasic
January 04, 2007 -- dspdesignline.com
The ever-growing demand for rich, multimedia signal processing in mobile devices raises a chronic technology challenge. The challenge is to squeeze higher functionality and performance within increasingly tighter power and space constraints. As a result, power-performance metrics are now a central concern in DSP design. New methods have been devised enabling designers to address the main areas of power consumption— namely leakage power, clock trees, logic transitions, and power grids— to significantly improve performance compared to conventional techniques.
In today's CMOS technology, power is consumed in two basic ways: statically and dynamically. Static power is consumed continuously—even during standby operation—through various leakage mechanisms. Dynamic power is consumed only during activity, such as logic and interface operations.
January 04, 2007 -- dspdesignline.com
The ever-growing demand for rich, multimedia signal processing in mobile devices raises a chronic technology challenge. The challenge is to squeeze higher functionality and performance within increasingly tighter power and space constraints. As a result, power-performance metrics are now a central concern in DSP design. New methods have been devised enabling designers to address the main areas of power consumption— namely leakage power, clock trees, logic transitions, and power grids— to significantly improve performance compared to conventional techniques.
In today's CMOS technology, power is consumed in two basic ways: statically and dynamically. Static power is consumed continuously—even during standby operation—through various leakage mechanisms. Dynamic power is consumed only during activity, such as logic and interface operations.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs
- Boosting RISC-V SoC performance for AI and ML applications
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor