IP Integration - Size Matters! - Reducing the size of a USB 2.0 device core
By Tom Halfhill, ARC International
Embedded System Engineering
www.esemagazine.co.uk
How a System Perspective Slashes the Size of a USB 2.0 Device Core
USB 2.0 is a dramatic improvement over USB 1.1. Among other things, it’s 40 times faster and has new flow-control features that use bus bandwidth more efficiently. Yet it’s fully backward-compatible with existing USB 1.1 products. This combination of higher performance and broad compatibility almost guarantees that USB 2.0 will succeed in the marketplace -- a market that has already embraced USB 1.1 in personal computers, peripherals, digital cameras, industrial equipment, and many other applications.
Read more ...
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related White Papers
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Verification of USB 3.0 Device IP Core in Multi-Layer SystemC Verification Environment
- SOC Stability in a Small Package
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS