How to cascade external storage with Serial ATA
(10/09/2006 9:00 AM EDT), EE Times
Serial Advanced Technology Attachment (SATA) has become the dominant interface for internal storage in desktops, notebooks and consumer electronics devices. Demands for capacity are on the rise, however, and users demand a flexible means of upgrade without sacrificing performance or paying a high cost. Moreover, home users do not want to open a PC or consumer device to add hard drives, host controllers or larger power supplies in order to record more video content or store more photos.
A flexible means for expanding storage "outside the box" is needed. Solutions such as USB or FireWire (1394) offer anemic performance, while higher-bandwidth alternatives such as SCSI are not on the same cost curve.
Today, average workstations, desktop PCs and consumer devices do not provide sufficient drive bays, large enough power supplies or adequate cooling to support robust internal storage systems. Thus, the only viable solution for expanding storage capacity is via external storage upgrade boxes.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Serial ATA and the evolution in data storage technology
- Designing Serial ATA IP into your embedded storage device design
- How to accelerate memory bandwidth by 50% with ZeroPoint technology
- Serial schemes eyed for disk storage
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design