How to accelerate genomic sequence alignment 4X using half an FPGA
Alexandre Cornu, Steven Derrien, and Dominique Lavenier, INRIA / IRISA, Rennes, France
7/5/2011 3:00 PM EDT
Designing FPGA-based accelerators is a difficult and time-consuming task that can be eased by High Level Synthesis Tools. To illustrate, we describe how a C-to-hardware methodology has been used to develop an efficient systolic array for the genomic sequence alignment problem. We also compare design performance with traditional HDL implementations.
FPGA gate density is doubling approximately every two years. Consequently, increasingly complex designs can be integrated into a single FPGA, which can now be considered as a high-power computing accelerator. However, pushing processing into such devices can lead to development time and design reliability issues. Recent efforts have helped FPGA-targeted application designers deal with large amounts of resources. In particular, Electronic System Level tools provide a higher level of abstraction than traditional HDL design flows. Several High Level Languages (HLL) for modeling complex systems, and corresponding High Level Synthesis (HLS) Tools to translate HLL-based designs into HDL synthesizable projects are available. Most of them are based on a subset of C/C++ [1] generally extended with specific types or I/O capabilities. Here we focus on the C to FPGA tool set [3] and its associated flow.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Using Multi-Gigabit Transceivers to Test and Debug FPGA
- Using parallel FFT for multi-gigahertz FPGA signal processing
- Control an FPGA bus without using the processor
- Accelerating Architecture Exploration for FPGA Selection and System Design
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design